ABSTRACT Resistivity increase in nano-level Cu wires is becoming a critical issue for high speed ULSIs. We have established a new manufacturing process utilizing very high purity 9N electrolyte and optimized additives to control nano-structures of Cu wires, and we realized Cu wires for practical use with 50% lower resistivity than those made with the conventional process. Using STEM analyses and phase field simulation, we also ascertained the reason for getting the very low resistivity Cu wires.
I. INTRODUCTION
Cu wire resistivity increase due to miniaturization is a crucial and shared issue to be solved among leading LSI manufacturing companies. Researchers [1] - [3] have worked on the thinning of high resistivity barrier metals. Replacement of high resistivity barrier metals with low resistivity barrier metals like Ru has also been investigated [4] . However, the area percentage of barrier metals to the entire Cu wire area is less than 20%. This means that thinning barrier metals is not so effective against resistivity increase. Hence, a decrease in resistivity in Cu wires (Cu core) is much more important.
Resistivity increase in narrow Cu wire has been reported to be caused by electron scattering not only at grain boundaries but also at surface and sidewalls [5] .
We have been insisting that the resistivity increase of very narrow Cu wires is due to electron scattering at very small grain boundaries of around 50nm [6] . Recently, grain boundary scattering in the Cu core was shown to be the dominant factor for the resistivity increase [7] . Hence, the objective for our study was to lower electron scattering at grain boundaries by nano-structure control of the Cu core, i.e., enlargement and homogenization, leading to very narrow Cu wires with much lower resistivity than those of conventional Cu wires.
II. HYPOTHESIS FOR LOW RESISTIVITY CU WIRES
In order to reduce resistivity, we thought lowering of electron scattering at grain boundaries by enlargement and homogenization as shown in Fig. 1 is mandatory.
III. EXPERIMENTAL PROCEDURES

A. TEG STRUCTURE AND ELECTROPLATING
The TEG (test element group) structure is shown in Fig. 2(a) . The trench width was from 50nm to 100nm and trench depth was 200nm. Ta and TaN were sputter deposited at layer thicknesses of 8nm and 5nm in this order. Cu seed layer was also sputter deposited at thickness of 20nm. Fig. 2(b) shows a schematic set-up of the electroplating equipment. The 10mm x 10mm chip was attached on its reverse side to a rotating electrode. Rotating speed was fixed as 1000rpm. The purities of Cu electrolytes were conventional 6N and 9N. Additives, like accelerator and suppressor, were used according to the standard specification. Leveler was also used according to the standard specification and it was varied in quantity as well, i.e., at 1/5, 1/10, and 1/20. Current density of 5mA/cm 2 was applied to chips during plating. Furthermore, Cu wires were also formed in a 12-inch wafer 2168-6734 c 2018 IEEE. Translations and content mining are permitted for academic research only.
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B. ANNEALING AND CMP
After plating, the chip and wafer were heated to 573K and kept for 10min in N 2 atmosphere to enhance grain growth of Cu wires. After annealing, CMP (chemical mechanical polishing) was done using slurries, manually for the chip and automatically for the 12-inch wafer, to remove excess Cu.
C. MICROSTRUCTURAL ANALYSES USING CS-CORRECTED STEM AND X-RAY DIFFRACTION
Microstructural analysis along the longitudinal direction was done using Cs (spherical aberration-corrected) STEM as shown in Fig. 3 . STEM observation along the longitudinal direction shows grain size distributions in the Cu wires explicitly [8] . Fig. 4 shows grain size measurement results of Cu wires obtained using X-ray diffraction. Fig. 4 (a) shows diffraction patterns from Cu powder. We see many peaks from (111), (200), (310), and (222) Cu planes. For Cu wire, only (111) and (222) Cu planes are obtained. Grain size distributions were measured using these two peaks [9] . Fig. 5 shows resistivity of Cu wires including barrier metals consisting of Ta and TaN as a function of line width. 6N Cu electrolyte and three kinds of additives, i.e., accelerator, leveler and suppressor were used. Resistivity increased with the decrease of line width and becomes about 5.8 μ · cm when width is 50nm. Fig. 6 shows a STEM image around grain boundaries in the longitudinal cross-sectional direction of 60nm wide Cu wire made by plating with conventional Cu electrolyte and standard additives. We see many impurities, indicated by pink arrows, of 5nm to 10nm diameter along the grain boundaries. From line analysis, we found these impurities include O, Cl, and Fe as shown in this Fig. Using grain boundaries than at inside of grains. These FeClO can pin the grain growth during annealing [10] . The effect of C on grain size and resistivity of Cu films was investigated [11] , [12] , and the Cu films with higher C concentration were found to have higher resistivity with smaller grain size.
IV. RESULTS AND DISCUSSION
A. INVESTIGATION OF UNIFORM GRAIN SIZE ENLARGEMENT PROCESS
A.1. RESISTIVITY OF CU WIRES AS A FUNCTION OF LINE WIDTH MADE BY PLATING USING CONVENTIONAL 6N ELECTROLYTE AND STANDARD ADDITIVES IN CURRENT USE
A.2. PURIFICATION OF CU ELECTROLYTE FROM 6N TO 9N
We have developed high purity Cu electrolyte through an electrolytic method. At first, 6N Cu plate was dissolved into sulfuric acid electrochemically and precipitated onto a cathode as 8N Cu as shown in the reaction equation of Fig. 7(a) .
Next, we made 9N Cu electrolyte by electrolytic dissolution of 8N Cu into high purity sulfuric acid solution as shown in Fig. 7(b) .
B. GRAIN SIZE MINIATURIZATION PROCESS TO UTILIZE HIGH GRAIN BOUNDARY ENERGY FOR GRAIN GROWTH DURING ANNEALING
Next, we investigated grain size miniaturization process in as-deposited Cu films formed both by conventional 6N and 9N electrolytes to utilize high grain boundary energy [13] . and 9N electrolytes obtained by X-ray diffraction. Two other additives like accelerator and suppressor were the standard addition. Mean grain size decreases with the decrease of leveler content and becomes less than 30nm when leveler content is 1/10 of the standard addition independent of electrolyte purity. This result is considered to be due to the fact that the number of Cu nucleation sites increases with the decrease of leveler. Fig. 9 shows mean grain size of Cu wires made with conventional and 9N electrolytes as a function of leveler content after annealing at 300 • C for 0.5h. Mean grain size is increased by the decrease of leveler content for both electrolytes. However, mean grain size of Cu wires made with 9N electrolyte is much larger than that of Cu wires made by conventional electrolyte even if original grain size was almost the same. This result suggests to us that the amount of impurities at the grain boundaries of Cu wires formed by 508 VOLUME 6, 2018
FIGURE 8. Mean Grain Size by X-ray Diffraction as a Function of Leveler Content for Cu wires made by Plating with Conventional 6N and 9N
Electrolytes before Annealing.
FIGURE 9. Mean Grain Size by X-ray Diffraction as a Function of Leveler Content for Cu wires made by Plating with Conventional 6N and 9N Electrolytes after Annealing.
9N electrolyte was much lower than that of Cu wires formed by conventional electrolyte. To confirm our hypothesis, we analyzed the atomic concentrations of Fe, Cl and O on the grain boundaries by EDX. We found that concentrations of Fe and Cl in grain boundaries of Cu wires made with 9N electrolyte with 1/10 leveler are much lower than those of Cu wires made with 6N electrolyte with standard additives. However, atomic concentrations of O in the two Cu wires are almost the same. conventional process is 50nm, while that for new process is 80nm. Fig. 11 shows the effect of average grain size on the resistivity of 50nm wide Cu wires. Resistivity of Cu wires decreases with the increase of average grain size. Resistivity of Cu wires made by 9N + 1/10 leveler is 3.7μ · cm and that of the conventional process is 5.8μ · cm.
C. COMPARISON OF GRAIN SIZES AND RESISTIVITY BETWEEN CU WIRES FORMED BY 6N ELECTROLYTE WITH STANDARD ADDITIVES AND 9N ELECTROLYTE WITH 1/10 LEVELER
D. GRAIN GROWTH MECHANISM OF CU WIRES
We investigated the grain growth mechanism of Cu wires by using phase field simulation. Fig. 12(a) shows grain boundaries of two-dimensional Cu wire simulation models before annealing. The average grain size is set as 40nm. Fig. 12(b) shows grain boundaries of two-dimensional Cu wire simulation models after annealing at 300 • C for 10min. In this case, all grains of the Cu wire before annealing were assumed to be pinned by impurities during annealing. It is clear that grain growth did not occur after annealing based on a comparison of grain size distributions of Fig. 12(b) with those of (a). Fig. 12(c) shows grain size distributions after annealing for 50% of the Cu grains are pinned by impurities during annealing. We see large grains are obtained after annealing by reducing impurities at the grain boundaries. Fig. 12(d) corresponds to the case of 5% of the grains being pinned by VOLUME 6, 2018 509 impurities during annealing. If we compare grain size distributions in (d) with those of grain sizes shown in STEM images of Cu wires formed with 9N electrolyte with 1/10 leveler, almost the same grain size distributions are realized (see Fig. 10 (b) ).
E. VERIFICATION OF RESISTIVITY OF CU WIRES FORMED BY THE NEWLY DEVELOPED PROCESS USING 12-INCH WAFER
As the next step, we expanded the newly developed process to form Cu wires in a 12-inch wafer to confirm applicability of high purity Cu electrolyte with optimum additives to produce very low resistivity Cu wires comparable to the Cu wires in a chip. Fig. 13 shows resistivity of Cu wires formed in 12-inch wafer by conventional 6N electrolyte with standard additives and 9N electrolyte with 1/10 leveler (accelerator and suppressor: standard). Resistivity of both wires increases with the decrease of line width. However, resistivity of Cu wires made by the new process is much lower than that of Cu wires made by the conventional process.
V. CONCLUSION
We clarified that grain growth of Cu wires is reduced by the pinning effect of Fe (ClO) compounds at grain boundaries based on results of a nano-order analysis of Cs-corrected STEM observations and a phase field simulation of Cu wires made using conventional Cu electrolyte. We also developed a uniform enlargement process of grain sizes in Cu wires by (a) using very high purity 9N Cu electrolyte and (b) optimizing additives. Very high purity 9N Cu electrolyte and optimization of additives reduced impurity content in Cu film, thus leading to a drop in the amount of Fe (ClO) compounds at the grain boundaries. Optimization of additives caused miniaturization of grain sizes of as-deposited Cu wires, thus leading to large grain size after annealing utilizing large grain boundary energy. By combining 9NCu electrolyte with additive optimization, we realized Cu wires with 1.6 times larger grain sizes and 50% lower resistivity than those of Cu wires made by conventional Cu electrolyte. Furthermore, we confirmed applicability of high purity Cu electrolyte with optimum additives to get very low resistivity Cu wires in the 12-inch wafer comparable to the Cu wires in a chip. We investigated grain growth behaviors as a function of boundary pinning ratio by phase field simulation during annealing, and found the large and uniform grain size Cu wires obtained by the new process were reproduced when the impurity existing ratio at the grain boundary was lower than 5%.
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